DSA00167462.pdf
by Cypress Semiconductor
-
PRELIMINARY
CY7C2561KV18, CY7C2576KV18 CY7C2563KV18, CY7C2565KV18
72-Mbit QDRTM-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
Features
Configurations
With Read Cycl
-
Original
-
Unknown
-
Unknown
-
Unknown
-