This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
ASICs
CMOS Standard Cells
·S ta n d a rd Specifications
T y p e No. M a x im u m sc ale T e c h n o lo g y D elay tim e M N 73000 50,000 g a te s Silicon g a te C M O S 1.5/rni 2-layer a lu m in u