DSA00186653.pdf
by PhaseLink
-
Preliminary
PLL601-12
Dual Output PLL Clock with Selectable Odd Multiplier
FEATURES
·
·
·
·
·
·
·
DESCRIPTIONS
VDD
1
14
S0^
XIN
2
13
S1^
XOUT
3
12
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by