DSA00186654.pdf by PhaseLink
- Preliminary PLL601-15 Low Phase Noise PLL Clock Multiplier FEATURES · · · · · · · · Full swing CMOS outputs with 25 mA drive capability at TTL levels. Reference 20-30MHz crystal
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
