DSAFRAZ0015120.pdf by Motorola

Partial File Text SECTION 4 INSTRUCTION CACHE The MPC509 instruction cache (I-cache) is a 4-Kbyte, two-way set associative cache. The cache is organized into 128 sets, with two lines per set and four words per line.
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSAFRAZ0015120.pdf preview

Download Datasheet

User Tagged Keywords

Price & Stock Powered by