This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
CY2SSTU877
1.8V, 500 MHz, 10-Output JEDEC-Compliant Zero Delay Buffer
Features
distributes a differential clock input pair (CK, CK#) to ten differential pair of clock outputs (Y[0:9], Y#[0:9]) an
