DSA0058193.pdf by Xilinx

Partial File Text 1 XC95144 In-System Programmable CPLD December 4, 1998 (Version 4.0) 1 1* Features · · 7.5 ns pin-to-pin logic delays on all pins fCNT to 111 MHz · · · 144 macrocells wit
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSA0058193.pdf preview

Download Datasheet

User Tagged Keywords

TQ100 XC9500 XC95144

Price & Stock Powered by