DSAFRAZ0017847.pdf by Renesas Technology
- Clock input XIN Clock output XOUT Reset input RESET (5 V) VCC (0 V) VSS 28 29 25 71 30 Data bus Clock generating circuit CPU A XCIN Subclock input
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
Findchips