This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Active Errata List
·
·
·
·
·
·
UART/Reception in Modes 1, 2 and 3/UART False Start Bits Detection
During UART Reception, Clearing REN May Generate Unexpected IT
JBC/Double IT When External
