ScansUX10024.pdf
by Not Available
-
FAIRCHILD SUPER HIGH SPEED TTL/SSI ⢠9S64/54S64, 74S64
4-2-3-2-INPUT AND-OR-INVERT GATE
LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)
SCHEMATIC DIAGRAM
LllUJUJLJLLlL£JEJJ
Positive logic: ABCD + EF +
-
Scan
-
Unknown
-
Unknown
-
Unknown