DSA00331906.pdf by Xilinx
- 0 VirtexTM 2.5 V Field Programmable Gate Arrays R 0 0 Architectural Description The output buffer and all of the IOB control signals have independent polarity controls. VersaRin
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
