DSAFRAZ003238.pdf by Motorola

Partial File Text SECTION 9 INSTRUCTION CACHE 9.1 OVERVIEW The MPC860 instruction cache (I-cache) is a 4 kbyte two-way set associative cache. The cache organization is 128 sets, two lines per set, and four words pe
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSAFRAZ003238.pdf preview

Download Datasheet

User Tagged Keywords

MPC860 stream register cache coherency