DSAUD004002.pdf by Philips Semiconductors
- 3 XA Memory Organization 3.1 Introduction The memory space of XA is configured in a Harvard architecture which means that code and data memory (including sfrs) are organized in separate address spa
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
