74HC73N,652 datasheet
by NXP Semiconductors
- Dual JK flip-flop with reset; negative-edge trigger - Description: Dual J-K Flip-Flop with Reset; Negative-Edge Trigger ; F<sub>max</sub>: 77 MHz; Logic switching levels: CMOS ; Number of pins: 14 ; Output drive capability: +/- 5.2 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 16@5V ns; Voltage: 2.0-6.0 V; Package: SOT27-1 (DIP14); Container: Bulk Pack, CECC
- Original
- Yes
- Unknown
- Obsolete
-
Powered by
Findchips
