DSAEDA00068552.pdf by PhaseLink
- PECL and LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal) DIE CONFIGURATION FEATURES BLOCK DIAGRAM OE OESEL^ VDD VDD VDD VDD N/C Reserved Reserved 23 22 21
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
Findchips