This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
QL12x16BL pASICĀ® 1 Family Low Power 3.3 Volt Operation FPGA
pASIC HIGHLIGHTS
High Speed - ViaLink metal-to-metal program m able-via antifuse technology, allows counter speeds over 80 MHz at 3.3 Volt