This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
£ XILINX
February 10, 1999 (Version 4.0)
XC9500 In-System Programmable
CPLD Family
Features
· High-performance - 5 ns pin-to-pin logic delays on all pins ^CNT to 125 MHz Large density range -