This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Tem ic
M 67205
MATRA MHS
8K x 9 CMOS Parallel FIFO
Introduction
The M672Q5 implements a first-in first-out algorithm,
featuring asynchronous read/write operations. The FULL
and EMPTY flag
