ScansUX9944.pdf
by Not Available
-
FAIRCHILD HIGH SPEED TTL/SSI ⢠9H00/54H00, 74H00
QUAD 2-INPUT NAND GATE
LOGIC AND CONNECTION DIAGRAM
DIP (TOP VIEW)
snÅiÅimiÅiniEi
f i¿J i¿J
itei rñ*
ljlululjluljlj
Positive logie: Y = AB
FLAT
-
Scan
-
Unknown
-
Unknown
-
Unknown
Price & Stock Powered by