DSA0066479.pdf
by Cypress Semiconductor
-
CY7C11661KV18, CY7C11771KV18
CY7C11681KV18, CY7C11701KV18
18-Mbit DDR II+ SRAM 2-Word Burst
Architecture (2.5 Cycle Read Latency)
Features
Functional Description
18-Mbit Density (2M x
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by