This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
M 67203/M 67204
MATRA MHS
2K × 9 & 4K × 9 CMOS Parallel FIFO
Introduction
The M67203/204 implement a first-in first-out algorithm,
featuring asynchronous read/write operations. The FULL
and
