DSA00102646.pdf
by Xilinx
-
0
XC9572 In-System
Programmable CPLD
October 28, 1997 (Version 2.0)
0
3*
Features
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
7.5 ns pin-to-pin logic delays on all pin
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by
