DSA00917543.pdf by White Electronic Designs

Partial File Text White Electronic Designs 64Mx16bit DDR SDRAM FEATURES Double-data-rate architecture; two data transfers per clock cycle Bidirectional data strobe (DQS) Four banks operation Differential clock input
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSA00917543.pdf preview

Download Datasheet

User Tagged Keywords

Price & Stock Powered by