DSA00106250.pdf
by Pletronics
-
Oscillator Design Guide
Logic and Package
5 x 7 mm Ceramic
LVDS
Applications
10 Gb/sec
SONET
FPGA Clock
Datacom Clock
.15 pS Jitter
Enable / Disable
Low Cost
Good Leadtimes
PECL
Appl
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by