DSA00923501.pdf
by Xilinx
-
0
R
XC95144 In-System Programmable CPLD
0 5
DS067 (v5.4) April 15, 2005
Product Specification
Features
· · · · · 7.5 ns pin-to-pin logic delays on all pins fCNT to 111 MHz 144 macroce
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by