DSAUPLD00004193.pdf by Not Available

Partial File Text 1 2 3 4 5 CPU Yonah/Merom 478 PIN (micro FC-PGA) P3,4 RJ6 Block Diagram 14.318MHz 1 A A FSB 667 MHz(166X4) LVDS LCD P7 LVDS CLOCK GEN DVI Calistoga M5
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSAUPLD00004193.pdf preview

Download Datasheet