Scans-00141304.pdf by Not Available

Partial File Text ï»¿A VG Semiconductors DDT Technical Data cm Dual JK Negative Â£ Edge-Triggered Flip-Flops This device contains two individual J. K. clock, and asynchronous set and clear inputs to each flip-flop.
Datasheet Type Scan
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

Scans-00141304.pdf preview

Download Datasheet

User Tagged Keywords