This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
A VG Semiconductors
DDIâ¢
Technical Data
Dual JK Negative Edge-Triggered Flip-Flops with PRESET
This device contains individual J, K, set, and clock inputs. When the clock goes HIGH, the input