This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
LH521007C
CMOS 128K × 8 Static RAM
Data Sheet
When both Chip Enables are active and W is inactive,
a static Read will occur at the memory location specified
by the address lines. G must be