This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
National
SECTION 2
Semiconductor
Programmable Array Logic (PAL® )
Description
The PAL® family utilizes National Semiconductor's Schottky TTL process and bipolar PROM fusible-link technology
