DSAIH00088454.pdf by Cypress Semiconductor
- 1CY2303 CY2300 Phase-Aligned Clock Multiplier Features Benefits ⢠4-multiplier configuration 1/2x, 1x, 1x, 2x Ref ⢠Single phase-locked loop architecture 10 MHz to 166.67 MHz
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
