DSA00466626.pdf by Cypress Semiconductor
- PRELIMINARY CY2SSTU32866 1.8V, 25-bit (1:1) or 14-bit (1:2) JEDEC-Compliant Data Register with Parity Features CSR# inputs are HIGH. If either DCS# or CSR# input is LOW, the Qn outputs wil
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
