DSAIH00090506.pdf by Cypress Semiconductor

Partial File Text CY7C2642KV18/CY7C2644KV18 Â® 144-Mbit QDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT 144-Mbit QDR Â® II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) with
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSAIH00090506.pdf preview Download Datasheet