DSASFU6000346.pdf by Analog Devices
- Data Sheet FEATURES Low phase noise, phase-locked loop (PLL) Optional external 3.3 V/5 V VCO/VCXO to 2.4 GHz 1 differential or 2 single-ended reference inputs Accepts CMOS, LVDS, or LVPECL reference
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
