DSAUD0043670.pdf by Cypress Semiconductor

Partial File Text CY7C1146KV18, CY7C1157KV18 CY7C1148KV18, CY7C1150KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) Features Configurations 18 Mbit density (2 M x 8, 2 M x
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSAUD0043670.pdf preview

Download Datasheet

User Tagged Keywords

3M Touch Systems