Scans-006217.pdf
by Not Available
-
I
LS TTL DN74LS Series
DN74LS107
DN74LS107
Dual J-K Flip-Flops (with Reset)
â Description
DN74LS107 contains two negative-edge triggered J-K flipflop circuits, each with independent clock-C
-
Scan
-
No
-
Unknown
-
Obsolete