This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
1.2
Block Diagram
Figure 1.1 shows an internal block diagram of the SH7751.
Cache and
TLB
controller
Peripheral data bus
Peripheral address bus
SCI
(SCIF)
RTC
UTLB
64-bit
