This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
A Deep Trench Isolation integrated in a 0.13um BiCD process
technology for analog power ICs.
H. Kitahara, T. Tsukihara, M. Sakai, J. Morioka*, K. Deguchi*, K. Yonemura*, T.
Kikuchi**, S. Onoue**, K
