DSASL004909.pdf
by Xilinx
-
0
R
DS017 (v1.1) August 30, 2000
XCR3064XL 64 Macrocell CPLD
0
14
Preliminary Product Specification
Features
Description
·
6.0 ns pin-to-pin logic delays
·
System fre
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by