DSAIH00018850.pdf by Not Available

Partial File Text EPM7128 EPLD H ig h -d en sity C M O S EPLD based on seco n d -g en eratio n M A X architecture 2,500 usable gates Combinatorial speeds with t PD = 10 ns Counter frequencies up to 100 MHz Advanced 0
Datasheet Type Scan
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSAIH00018850.pdf preview

Download Datasheet

User Tagged Keywords

100-Pin Package Pin-Out Diagram EPM7128 EPM7128 PLCC EPM7128-15