This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Classic
EPLD Family
J a n u ary 1998. v er. J Data S h e e t
Features
Complete device family w ith logic densities of 300 to 900 usable gates (see Table 1) Device erasure