This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
High Speed 8051 µC Core
- Pipelined Instruction Architecture; Executes 70% of
-
Instruction Set in 1 or 2 System Clocks
100 MIPS or 50 MIPS Throughput with On-chip PLL
2-cycle 16 x 16 MAC Engin
