This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
CY7C1460V33
CY7C1462V33
CY7C1464V33
PRELIMINARY
1M x 36/2M x 18/512K x 72 Pipelined SRAM
with NoBLTM Architecture
Features
ยท Zero Bus Latency, no dead cycles between write and
read cycles
