DSA00240757.pdf by Digital Core Design

Partial File Text DFPMUL Floating Point Pipelined Multiplier Unit ver 2.70 OVERVIEW The DFPMUL uses the pipelined mathematics algorithm to multiply two arguments. The input numbers format is according to IEEE754 s
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSA00240757.pdf preview

Download Datasheet

User Tagged Keywords

APEX20K APEX20KC APEX20KE DFPMUL FLEX10KE floating point verilog ieee floating point multiplier verilog ieee floating point multiplier vhdl ieee floating point verilog IEEE-754 IEEE754 macros in embedded computing pipelined multiplier code in vhdl verilog code for digital clock vhdl code complex multiplier vhdl code for floating point multiplier