Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DSA2IH0050918.pdf by Not Available

    • Macro-Embedded Type Cell Arrays CE61 Series Features Maximum 2,025,000 BCs (on chip) Silicon-gate, 3-layer metal wiring 2-input NAND/2-input NOR gates +3.3 V ± 0.3 V (standard specification) to +2.
    • Scan
    • Unknown
    • Unknown
    • Unknown

    DSA2IH0050918.pdf preview

    User Tagged Keywords

    1.27 pad layout
    Supplyframe Tracking Pixel