This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
CY7C1302DV25
9-Mbit Burst of Two Pipelined SRAMs
with QDRTM Architecture
Features
Functional Description
ยท Separate independent Read and Write data ports
-- Supports concurrent transaction