This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
FEATURES
⢠Independent registers for A and B buses
⢠Multiplexed real-time and stored data
⢠Choice of non-Inverting and inverting data paths
⢠3-state outputs
⢠The -1 version sinks