DSAUTAZ0017415.pdf by Xilinx
- 0 R XC9500 In-System Programmable CPLD Family 0 1* February 10, 1999 (Version 4.0) Features ยท High-performance - 5 ns pin-to-pin logic delays on all pins - fCNT to 125 MHz Large density
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
