DSAUTAZ0017580.pdf by Xilinx

Partial File Text XILINX CPLD PACKAGE OPTIONS AND USER I/O PRODUCT SELECTION MATRIX I/O Features Min. Pin-to-Pin Logic Delay (ns) Product terms per Macrocell Output Voltage Compatible Input Voltage Compatible Speed C
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSAUTAZ0017580.pdf preview Download Datasheet