DSA00365991.pdf by Integrated Silicon Solution
- 72 Mb (2M x 36 & 4M x 18) DDR-IIP (Burst of 2) CIO Synchronous SRAMs . (2.5 Cycle Read Latency) Advanced Information December 2008 ยท Two echo clocks (CQ and CQ) that are delivered simultaneous
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
